

Comparative Analysis Of CMOS Technology and QCA

Tanmay Virnodkar¹, Yuti Shinde², Amey Tawde³, Sushma Kodagali⁴

1,2 and 3 Ramrao Adik Institute of Technology, Nerul, Navi Mumbai,
Maharashtra, India.

4 Assistant Professor, Ramrao Adik Institute of Technology, Nerul, Navi Mumbai,
Maharashtra, India.

Corresponding Author: Tanmay Virnodkar

Abstract : Moore's law states that, the number of transistors per square inch on integrated circuits has doubled every year and this is due to the scaling of Complementary Metal Oxide Semiconductor transistors which has driven the immense growth of the semiconductor industry for last four decades. Currently, industries are working with 5 nm technology but further scaling of transistors leads to not only physical and technological challenges but also material and economical challenges. Quantum Cellular Automata (QCA) being an advanced technology may provide a way for increased computational capabilities beyond CMOS limits. Hence we are comparing CMOS circuits and QCA structures with the help of Cadence Virtuoso tool and QCAPRO software. In this paper, we are comparing both the technologies on the basis of their certain parameters.

Keywords – CMOS, QCA, Cadence VIRTUOSO TOOL, QCADesigner, QCAPRO TOOL

Date of Submission: 07-05-2018


Date of acceptance: 22-05-2018

I. INTRODUCTION

Quantum Cellular Automata (QCA) carries out a research study as an alternative to CMOS VLSI. Simple logic circuits and designs such as AND gate, Inverter, Adder along with 1 Bit Memory Cell have been studied and little work has been performed on creating the above circuits and determining their parameters like power dissipation, delay, and polarization and obtaining the waveforms. For CMOS VLSI the CADENCE VIRTUOSO TOOL is used to create schematics, symbol, the layout of the AND gate, NOT gate, Adder and 1 Bit Memory Cell. Using Cadence VIRTUOSO Tool we can also obtain waveforms for Transient analysis, DC analysis, AC analysis etc. For Quantum Cellular Automata the QCADesigner is used for designing the gates and for obtaining the output waveforms and the QCAPRO TOOL is used for determining the polarization and power dissipation.

A. QCACell

It is an nanostructure with four quantum dots. Dots are replaced where the charge can sit. Maximum two electrons can fit into the cell by repelling each other to obtain stable configuration which represents Logic 0 (polarization -1) or Logic 1 (polarization +1). In QCACell Electrons can tunnel through quantum dots. It is assumed that the cell will have six dots at the time of implementation but only four corners are shown in QCACell. There are different shapes of quantum dot and varies depending on the process.






Fig.3.QCACellwith6Dots.

B.QCA Wire

It is an arrangement of quantum dot cells in series. In QCA wire, neighboring cells tend to align in the same state. Thus next cell follows the same logic level of the previous cell. In this way, the data transmission takes place via QCA wire. Using cells which are oriented at 45 degrees and 90 degrees we can construct a QCA wire. A wire is divided into different clock zones so that signal does not deteriorate as signal tends to degrade with a long chain of cells in the same clocking zone.




Fig.4.QCAWire.

C.Cell Clocking

A clocked QCA circuit has six-dot cell and it represents null, binary 0 and binary 1 depending on the position of electrons. The cell is in an active state when electrons are in four corners while a cell is in null state or in polarization state when cells are in middle dots. In every clock scheme, QCA cell follows all four clock phases switch, hold, release, relax. In Switch phase, tunneling barrier is slowly so that electrons get into corner dots. In Hold phase, tunneling barrier remains high and therefore polarity of the cell also remains the same. In Release phase tunneling barrier is reduced slowly that pulls the electrons back into the middle dots. In Relax phase all electrons remain in middle dots and there is no polarity in cells.




Fig.5.The four phases of the QCA clock.

II. IMPLEMENTATION OF CIRCUITS

A.Inverter

In inverter input is given at one end and inverted output is obtained at the end. The schematic of the inverter based on CMOS is simulated using Cadence Virtuoso Tool and the parameters are evaluated using a calculator function. In order to find the area of the circuit, we have to create a layout. Area of the circuit can be variable based on placing and routing skills of the individual. The standard design of inverter in QCA is as shown in the Fig.6.




Fig.6.QCAInverterLayout.




Fig.7.CMOSInverterSchematics.

B.ANDGate

It is a basic gate which implements logical conjunction. IQCA majority gate is a basic gate and using majority gate we can design AND gate. In majority gate, we get the output as a majority of input logic. So for designing AND gate, we set a fixed polarization of -1 for one of the three inputs.




Fig.8.QCAANDGateLayout.




Fig.9.CMOSANDGateSchematics.

C.Adder

It is a binary circuit which is used to add three bits and gives sum and carry as outputs. We can also build full adder circuit using two half adders. In Cadence Virtuoso tool we build adder using 28 transistors. After creating symbol we used a test circuit to simulate the adder's schematics. In QCA with the help of clocking mechanism, we created adder using 362 cells.




Fig.10.QCAAdderLayout.




Fig.11.CMOSAdderSchematics.

D.1BitMemoryCell

For CMOS technology we are using 6T SRAM Cell. The structure of 6 transistor SRAM cells stores 1 bit of information. The cell is formed by two inverters which are connected in back-to-back configuration. SRAM Cell basically works with the help of Word Line (WL), Bit lines (B and \bar{B}) and Access transistors. During a write operation, the Bit lines work as input and when we want to read from the cell the bit lines work as output. To turn off the Active transistors make the Word Line Active Low. To write into the cell the information is placed on the bit line and inverse information placed on B . The Access transistors are turned on by making Word Line active high and the information is written into the cell. Then the Access transistors are turned off to store the information. During a read operation information is accessed using bit lines by turning off access transistors. We have to create two different schematics for read and write operations. In order to perform read operation we need precharge circuit to charge the precharge capacitors. We also have to assume predefined condition indicating which bit is stored that is Bit 0 or Bit 1. In QCA, we can use a loop based memory cell to store 1 bit of data. Hence in QCA we need only one circuit to store 1 bit.




Fig.12.QCAMemoryCell.




Fig.13.CMOS6TSRAMREADCircuit.




Fig.14.CMOS6TSRAMWRITERCircuit.

III. SIMULATION RESULT

The design and simulation of Inverter, AND gate, Adder and 1 Bit Memory Cell in CMOS, as well as QCA technology, are represented in this paper. In comparison with other studies, the presented circuits in QCA acts as a pipeline that decreases delays and increases operating speed. The QCA Designer is used to construct the layout and following layout also can be simulated using QCA Designer software tool. The QCAPRO Tool provides Power Dissipation and Polarization in the form of GUI. Cadence VIRTUOSO Tool is used for simulating the CMOS based schematics and using its Calculator function we can find Power Dissipation and Delay. The results showed that the proposed QCA based Circuits performs at a reduced area and complexity in terms of a number of cells when compared to CMOS based Circuits.




Fig.15.CMOSInverterLayout.

Inverter Layout is used to evaluate the area of the circuit. Area of the other circuits is also calculated using their respective layouts.




Fig.16.CMOSInverterTransientandDCResponse.

Using the waveform of transient response we can evaluate the Delay and Power Dissipation.




Fig.17.SimulationofInverterinQCA.

The QCAPRO Tool represents the Power Dissipation and Polarization in the form of Graphical User Interface (GUI).




Fig.18.InverterPowerDissipationinQCA.




Fig.19.InverterPolarizationinQCA.




Fig.20.Simulationof1BitMemoryCellinQCA.




Fig.21.CMOSSRAMWRITESimulation.




Fig.22.CMOSRAMREADSimulation.

Sr No.	Component Circuit	CMOS				QCA			
		Area	Complexity	Delay	P.D.	Area	Complexity	Delay	P.D.
1	Inverter	68.11 um ²	2 T	507.0E-12	1.31 uW	6.804 um ²	10 Cells	-	GUI
2	AND	175.906 um ²	6 T	131.1E-3	1.639 uW	2.916 um ²	5 Cells	-	GUI
3	ADDER	1615.52 um ²	28 T	-73.6E-3	2.763 uW	406.296 um ²	362 Cells	-	GUI
4	1 Bit Memory Cell READ	223.35 um ²	8 T	-25.62E-12	1.156 uW	8.10 um ²	15 Cells	-	GUI
5	1 Bit Memory Cell WRITE	201.04 um ²	6 T	2.562E-3	1.2 uW				

ComparisonTable.

IV. CONCLUSION

The results showed that the different QCA based circuits performs a task with reduced area and complexity in term of a number of cells when compared to CMOS based circuits. TABLE shows the comparison between QCA and Cadence with different parameters like delay, power dissipation, polarization. Thus our proposed paper have overcome the problem s in CMOS technology on the nanoscale. It is expected that this work will give insight to many future QCA architectures.

Acknowledgment

With the humorous delectation, We make use of this opportunity to express our deep sense of thankfulness to our guide, Mrs. Sushma Kodagali for her incitement, motivation and for invigorating and rectifying the various reports of our switch awareness, and administration. She has taken the assistance to go across the project and make imperative alterations which were required. It assisted us to work in the proper orientation and to achieve the desired objective. We would like to thank our Head of Electronics Department Vishwesh Vyawahare and Principal Dr. Ramesh Vasappanavar for their brace and inspiration. Our admiration and thanks also go to our college in thriving the project and to the people who have enthusiastically helped us with their capabilities.

REFERENCES

- [1]. "DESIGN OF STATIC RANDOM ACCESS MEMORY USING QCA TECHNOLOGY", D. Gracia Nirmala Rani., M. Saranya, T. Sivashankari, N. Meenakshi, R. Meena5, S. Rajaram, 2016.
- [2]. Blacks Lamprecht, Luka Stepanic, Igor Vizec, Botjan Zankar , "Com-parison of QCA structures with CMOS circuits ", UNIVERSITY OF LJUBLJANA/FACULTY OF RAILWAYS AND INFORMATICS., 2015.

- [3]. S. Srivastava, A. Asthana, S. Bhanja and S. Sarkar, "QCAPro - An error-power estimation tool for QCA circuit design," Circuits and Systems (ISCAS), 2011 IEEE International Symposium on, Rio de Janeiro, 2011, pp. 2377-2380. doi: 10.1109/ISCAS.2011.5938081
- [4]. Nor Zaidi Haron, Said Hamdioui, "Why is CMOS scaling coming to an END?" Computer Engineering Laboratory, Delft University of Technology, 2007.
- [5]. Dmitri Nikonorov, "CMOS Scaling" 2013.
- [6]. Rajarshi Mukhopadhyay, Richard Spillman Yan-Ten Lu, Physics, NCKU Tony Hey and Douglas Ross, Robin Prince , Ajay Malshe, Curtis Taylor Michael T. Niemier, Arun Rodrigues Peter Kogge, Konrad Walus Casey Smith, "Quntum Dots an Quantum Cellular Automata", 2014.
- [7]. Craig S Lent, P Douglas Tougaw, Wolfgang Porod and Gary H Bernstein , "Quantum cellular automata", Department of Electrical Engineering, University of Notre Dame, 1 August 1992.
- [8]. Aaron Anthony Prager, "Bridging The Gap Between CMOS AND QCA", Graduate Program in University of Notre Dame, April 2010.
- [9]. Kyosun Kim, Youngho oh, Ramesh Karri, Alex Orailoglu "Leaveraging CMOS design tools for QCA designs", IEEE International Symposium on Circuit design conference, 2008.
- [10]. S. Bhanja and S. Srivastava, A bayesian computing model for qcas, NSTI Nanotechnology Conference, 2005.
- [11]. Konrad Walus, Member IEEE, and Graham A. Jullien, Fellow IEEE, Design Tools for an Emerging SoC Technology: Quantum-Dot Cellular Automata, 2006.

Tanmay Virnodkar "Comparative Analysis Of CMOS Technology and QCA" International Journal of Engineering Science Invention (IJESI), vol. 07, no. 05, 2018, pp 93-102